PATENT

AMENDMENTS TO THE CLAIMS

1. (Original) An integrated circuit (IC) having programmable interconnections, comprising:

a first plurality of regions, each region having a programmable circuit with a programmable function; and

a second plurality of column-like areas of the IC, wherein each column-like area of the second plurality extends from one edge of the IC to an opposing edge of the IC, and wherein each column-like area of the second plurality comprises predetermined regions of the first plurality, wherein the predetermined regions in a column-like area substantially fill the column-like area and wherein each of the predetermined regions in the column-like area comprises programmable circuits substantially identical to programmable circuits in at least two other predetermined regions in the column-like area.

- 2. (Previously Presented) The integrated circuit of claim 1 wherein every predetermined region in the predetermined regions in the column-like area has a circuit of only one circuit type, the circuit type selected from a group consisting of Configurable Logic Block (CLBs), Multi-Giga Bit Transceivers (MGTs), Block Random Access Memories (BRAMs), Digital Signal Processor (DSP) circuits, Multipliers, and Input/Output Blocks (IOBs).
- 3. (Original) The integrated circuit of claim 1 wherein a column-like area of the second plurality has predetermined regions comprising Multi-Giga Bit Transceiver (MGT) circuits.
- 4. (Previously Presented) The integrated circuit of claim 1 further comprising a heterogeneous column-like area of the IC, the heterogeneous column-like area having regions with programmable circuits that are of different circuit types.

PATENT Conf. No. 5533

x-1392 US 10/618,404

5. (Original) A die having an integrated circuit, comprising:

a first set of regions, each region in the first set having an Input/Output circuit; a second set of regions, each region in the second set having a circuit with a programmable logic function;

a third set of columns, wherein a top of each column of the third set is positioned at a top side of the die and a bottom of each column of the third set is positioned at a bottom side of the die;

a first column of the third set consisting essentially of regions from the first set; and a second column of the third set consisting essentially of regions from the second set, wherein the second column is interposed between the first column and a nearest side edge of the die.

- 6. (Previously Presented) The die of claim 5 wherein an Input/Output circuit comprises a Multi-Giga Bit Transceiver or an input/output block or a combination thereof.
- 7. (Original) The die of claim 5 further comprising a third column of the third set positioned at a center line of the die, the third set comprising assorted tiles.

Claims 8-20. (Cancelled)

21. (Original) A method, comprising:

providing a plurality of configurable logic blocks in a column, the column extending from a first side of an integrated circuit die to a second side of the integrated circuit die.

22. (Original) The method of Claim 21, further comprising: providing a first input/output block on a first side of the column; and providing a second input/output block on a second side of the column.

PATENT

- 23. (Original) The method of Claim 22, wherein there is no input/output block disposed between the column of configurable logic blocks and the first side of the integrated circuit die, and wherein there is no input/output block disposed between the column of configurable logic blocks and the second side of the integrated circuit die.
- 24. (Original) The method of Claim 21, wherein the column includes the plurality of configurable logic blocks as well as a plurality of clock distribution tiles.
- 25. (Original) The method of Claim 21, wherein over ninety-five percent of the die area of the column is occupied by configurable logic blocks.
- 26. (Original) An integrated circuit, comprising:

a column of tiles including input/output block tiles, wherein the column of tiles occupies a die area, and wherein over ninety-five percent of the die area of the column is occupied by input/output block tiles;

a first configurable logic block tile disposed on a first side of the column; and a second configurable logic block tile disposed on a second side of the column opposite the first side.

- 27. (Original) The integrated circuit of Claim 26, wherein each of the input/output block tiles in the column has an identical layout.
- 28. (Original) The integrated circuit of Claim 26, wherein the integrated circuit is a field programmable gate array.
- 29. (Original) The integrated circuit of Claim 26, wherein the integrated circuit is disposed on a semiconductor die, the semiconductor die having a first side, a second side opposite the first side, a third side, and a fourth side opposite the third side, and wherein the column of tiles extends from the first side and to the second side, a first input/output block tile of the column being disposed adjacent the first side of the die, a second input/output block tile of the column being disposed adjacent the second side

PATENT Conf. No. 5533

x-1392 US 10/618,404

of the die.

30. (Original) An integrated circuit comprising:

a plurality of configurable logic block tiles; and a plurality of input/output block tiles disposed in columns, each of the columns extending in a first direction, wherein no two input/output block tiles of the integrated circuit are disposed adjacent to one another to form a row that extends in a second direction perpendicular to the first direction.

- 31. (Original) The integrated circuit of Claim 30, wherein the integrated circuit comprises at least three columns of input/output block tiles.
- 32. (Original) An integrated circuit consisting essentially of tiles, the integrated circuit comprising:

a input/output block tile having four sides, wherein the input/output block tile is bounded on each of its four sides by another tile.

Claims 33-34. (Cancelled)